up to date, most RFIDs utilized inductive antennas, this paper presents a diverging concept, a thin-film tag with capacitively coupled "on-chip" antenna [capacitive RFID (CAPID)].
The CAPID tag features enhanced embedded system security and localization due to the short read distance and compact antenna and tag size. The 1 cm 2 antenna can be realized using standard TFT stack metallization, in other wordsmonolithically, eliminating the postmanufacturing tag assembly steps, and therefore reduces final cost. The short read range and compact size enable new features beyond usual identification, for instance, object localization. In this paper, this is exemplified in a prototype of a 2-D localization surface comprising of a reader unit and a capacitive electrode array. This reader unit has a threefold purpose: 1) will be able to retrieve the object ID; 2) retrieve object location data; and 3) connect the smart surface to the cloud.
Building up on the early seminal work [1] , a manifold advancement of the state-of-the-art is demonstrated in four areas: tag size, on-chip antenna, reader voltage, and power consumption. The main circuit block of the presented CAPID tag achieves nanowatt power figures using the developed thin dielectric metal-oxide technology together with circuit block and logic gates optimizations on a plastic substrate. The achieved low power dissipation enables compact antenna size and safety compatible reader voltages.
The next section of this paper describes the metal-oxide thin-film technology and provides details on the postmanufacture uniformity graphs and statistics for key technology parameters. Subsequently, the tag system on plastic substrate and its various building blocks and circuit operation are presented and analyzed. Finally, the experimental results of the full system are shown and commented. This paper is concluded with a discussion section outlining the achievements of capacitively coupled tag system on the plastic substrate compared with the state of the art.
II. FABRICATION PROCESS AND ELECTRICAL CHARACTERIZATION
Three main technology architectures are commonly used in the metal-oxide thin-film technology: etch stop 0018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. layer (ESL) [8] , back channel etch (BCE) [9] , and self-aligned (SA) [10] , [11] . The SA architecture is selected due to the nonoverlapping source-drain (SD)-to-gate contacts ( Fig. 2) , resulting in negligible parasitic capacitance between the contacts compared with the ESL and BCE processes. Parasitic capacitance adds to the total input capacitance of the circuit chip [5] , [6] and the full CAPID tag. Input capacitance of the chip is very critical, since capacitive power transfer and data communication are pursued with the CAPID tag. In the best case scenario, the coupling capacitance is in the order of 9 pF for 1 cm 2 electrodes and 200 µm thickness of paper spacer [ Fig. 4(b) ] without air gaps, as seen in Fig. 1 . Air gaps between the electrodes, green line (constant 50 µm air) and red line (variable air thickness) lines, can significantly reduce the coupling capacitance. In addition, in Fig. 1 , the capacitance of materials like polyimide and SiO 2 is calculated when used as dielectrics between two 1 cm 2 electrodes. The cross section of the flexible metal-oxide SA TFT technology is detailed in Fig. 2 , illustrating a three-metal-layer transistor technology using indium-gallium-zinc-oxide (IGZO) as the n-type semiconductor. A 18 µm-thick polyimide film with a humidity barrier is deposited on the temporary glass carrier. Afterward, IGZO is dc-sputtered followed by a photolithography step to define the active semiconductor area. In a further step, we deposit 100-or 50-nm Plasma-enhanced chemical vapor deposition SiO 2 as gate dielectric at a deposition temperature of 250 • C. Afterward, 100-nm Mo is deposited as a gate metal. The gate/dielectric stack is patterned in a single photolithography step. Subsequently, we deposit 400 nm CVD SiN. The CVD SiN fulfills the double purpose of intermetal dielectric and doping the IGZO in the areas not covered by the gate/dielectric stack with hydrogen. The contact holes for the SD are opened by dry etching and 100 nm Ti/Al/Ti is deposited and patterned to define the SD contacts. All the process steps in the backplane process stay below a thermal budget of 300 • C. In future work, we propose to design the capacitive electrodes in the third metal layer (M3), strongly decoupled to the IC technology layers up to SD by a thick organic dielectric (>2 µm), to facilitate monolithic antenna integration and envisioning area reduction by placing the chip underneath the electrodes. The final flexible TFT technology has a thickness of less than 35 µm.
In Fig. 2 (b), the transfer characteristics of 162 10/5 (µm/µm) TFTs are shown over 150 mm 2 wafer for the 50 nm gate dielectric. The average charge carrier mobility is approximately 10 cm 2 /Vs with a threshold voltage V T = 0.33 V for 50 nm and 0.5 V for 100 nm SiO 2 dielectric. Moreover, the standard deviation of V T for t ox = 50 nm SiO 2 gate dielectric has been improved to only 98 mV compared with 210 mV for t ox = 100 nm (Fig. 3) . In terms of local variability, the V T difference between neighboring 10/5 (µm/µm) transistors across the wafer depicts a standard deviation of the V T difference of only 18.6 mV and a standard deviation of the mobility (µ) difference of only 0.19 cm 2 /Vs [ Fig. 3 (b) and (c)]. V T and µ are the product of first-order approximation. In addition, the input capacitance of a drain-gate-shorted 4500/5 (µm/µm) TFT in saturation is 5.5 pF at 120 kHz.
III. SYSTEM DESIGN
The block diagram of the full CAPID 2-D reader and tag system is shown in Fig. 4(a) . It comprises of an upscalable 4 × 4 2-D electrode reader array and a thin-film The 12-bit CG comprises a synthesized digital logic block to generate and store the desired tag's code, since a nonvolatile memory block is not available in the TFT technology. The CG has been implemented with pseudo-CMOS logic gates [12] , [13] , employing 4/20 µm (T0) and 20 /10 µm (T1) TFTs in the first stage and two 30/10 µm TFTs (T2, T3) in the second stage. The SA metal-oxide n-type TFT technology has no backgate available to control the V T [6] ; therefore, the selected logic family for the digital logic is pseudo-CMOS logic. This logic style, drawn in Fig. 5(b) , improves the noise margin of the unipolar diode-connected inverter by including a second stage at lower supply voltage as shown from the measured data in Fig. 6 . The CLG comprises a 19-stage ring oscillator (RO) and an output buffer (OB) [Fig. 5(c) ], defining the data rate of the 12-b identification code. The RO is also implemented with pseudo-CMOS logic gates, as shown in Fig. 5(a) . In total, the chip measures 10.88 mm 2 and utilizes 438 n-type TFTs. The sizing of TFTs of all the blocks of the tag is outlined in Table I .
IV. POWER DISSIPATION AND COUPLING
The electrical power transfer from the reader to tag is less efficient for a CAPID system compared with inductive RFID tags [1] . This sets strong requirements to the power consumption of the flexible CAPID tags in order to lower ac voltages at the 2-D reader side for safety reasons. Several strategies were deployed on technology, logic gates, and system level design not only to lower the power dissipation of the tag, but also to improve the power transfer from the reader to the CAPID tag.
On technology level, downscaling of the gate dielectric (SiO 2 ) thickness from 100 to 50 nm was introduced, targeting sub-1 V operating thin-film integrated circuits. As depicted in Fig. 3 , the average V T moves from 500 to 330 mV for 100 and 50 nm SiO 2 thickness, respectively, for 162 transistors obtained on 150 mm wafers. A lower threshold voltage technology enables circuits operation at lower power supply, and therefore a linear decrease of static power. On the downside, the capacitance of the TFT is increased by downscaling the gate dielectric.
Another strategy applied to CAPID tags is to drive the pseudo-CMOS logic with single supply rather than dual supply, which is beneficial for multiple reasons. In Fig. 5 , the dual-supply implementation of pseudo-CMOS logic is compared with a single supply version, connecting V DD to both the branches. The measured transfer characteristics for V DD ranging from 0.3 to 4 V is plotted in Fig. 6 . V B has been set at double the supply voltage for the dual-supply implementation [6] . The dual-supply pseudo-CMOS inverter starts operating with a sufficient noise margin at 0.5 V V DD and 1 V V B , while the single supply shows correct behavior down to 0.3 V supply (Fig. 6) , exhibiting a noise margin of 53 mV. The system implications when selecting a single-or dualsupply-driven solution are shown in Fig. 5 . Single-supplydriven logic gates can be empowered by a single half-wave rectifier, comprising one TFT diode and one capacitor. Dualsupply-driven logic gates require a voltage doubler circuit or a double half-wave rectifier, as shown in Fig. 5 .
Double half-wave rectifier will generate all necessary voltage rails, but doubles the rectifier area. As chip area is directly related to chip cost, the preferred implementation from this perspective is the single half-wave rectifier combined to mono supply logic. In addition, verified by measurements, the input capacitance is decreasing from 11 to 8 pF going from double-wave to single-wave rectifier configuration. The smaller input capacitance will affect positively the coupled voltage and power from the reader to the tag.
For the final CAPID tag, the minimal channel length for logic gates of the CG is selected to be 10 µm and the TFT ratios of the pseudo-CMOS logic are optimized to enable low-power operation. The sizing of the logic gates used in the 12-b CG is also optimized to drive a higher or lower load. Moreover, the channel length of the TFTs in the RO is 40 µm, as speed is not a critical parameter for these tags (Table I) . The OB of the RO has a channel length of 5 µm to improve the output drive signal from the RO to drive all flip-flops in the CG [ Fig. 5(c)] .
Obviously, the antenna size defines the capacitance coupling and the transferred power as well. We selected a 1-cm 2 test vehicle for this paper as a good intermediate solution; this choice was based on the simulations of the energy transfer of the capacitive system and the predicted power consumption of the final chips. If the CAPID size could be smaller, it would have a great benefit for manufacturing, yield, and cost. In contrary, shrinking the electrode size will have a negative impact on the reading accuracy and easiness for an end-user to be able to have a CAPID detected, provided the thickness/distance between the reader electrodes, and the tag remain the same.
V. EXPERIMENTAL RESULTS

A. Ring Oscillator and Code Generator
To experimentally verify the operation of the single-supply pseudo-CMOS implementation, the designed RO has been characterized. minimal supply voltages, the single supply is chosen due to much lower power. Fig. 9 compares the measured data rates and power consumption figures of 12-b CGs characterized for both dielectric thickness variations (50 and 100 nm) and plots it as a function of V DD , ranging from 0.3 to 2 V. The data rates result in similar values at equal supply, since TFT current scales in the opposite direction of TFT capacitors.
The power dissipation of the CGs for 50 nm SiO 2 gate dielectric is larger, as W and L have not been scaled with dielectric. In contrary, the clear advantages lie in the supply-voltage scaling, due to lower threshold voltages, which has a beneficial impact on the power figure. The 12-b CG with thick gate dielectric has consistently a larger minimum supply voltage of 0.5 and 1 V V B . This is in contrary to the 0.3 V V DD and 0.6 V V B for the 50 nm gate dielectric. The latter chip consumes only 160 nW, which is to our knowledge 33% improvement to the state-of-the-art CGs at 0.3 V V DD and 0.6 V V B supply voltages (Table II). TABLE II  PERFORMANCE SUMMARY AND THE STATE-OF-THE-ART COMPARISON TABLE FOR RFID TAGS,  CGS, 
B. Tag and Reader
The minimum achieved data rate of 810 b/s at V DD = 0.3 V implies that a 12-b code can be read out in 14.8 ms in an ideal scenario, resulting in a 237-ms time frame to locate and identify different objects on the 16-channel 2-D array [ Fig. 10(b) ]. To enable correct a preamble, effective ID-bit detection, and power up time losses, the minimum read time has been doubled. Introducing an optimized two-phase algorithm will enhance the array read time: 1) rapid load sensing of each location (∼µs range) and 2) ID-read on the flagged locations. Scalability of this system to large area multichannel smart surfaces is strongly dependent on the CAPID data rates. In Fig. 11 , the readout time of 2-D arrays up to 256 positions is simulated for the lowest and highest speed achieved from the presented 12-b CG and estimated for an order of magnitude faster CG. In reality, gameboards have limited positions available and follow certain patterns that can be foreseen in algorithms to reduce the readout time. The detection and identification of, e.g., 100 CAPIDs on a 2-D smart surface will take between 3 s and 150 ms in worst and best case scenario, related to the CG data rate. Figs. 12 and 13 also depict the measurements of the monolithic CAPID tag placed on a location of the 16-channel 2-D array. It shows the modulation as obtained at the reader side during power up (Fig. 12 ) and during operation (Fig. 13) . The carrier frequencies of the reader were selected to be 2 and 4 MHz, with an ACpk-pk voltage of 20 and 40 V, which is to our knowledge 5.5× improvement to the state of the art [1] . At 20 V reader voltage, the CAPID achieves 890 b/s, and 2.677 kb/s at s 40 V reader voltage. The modulation depth improves from 10 to 50 mV for 20-40 V peak-to-peak reader voltage, respectively. Photograph of the 16-channel 2-D array PCB, the lab setup measurement system, and the die picture of the CAPID tag are shown in Fig. 10(a)-(c) , respectively. The various blocks of the thin-film tag are also labeled in Fig. 10(c) . Table II summarizes the results of this paper and compares it with the state-of-the-art TFT RFID tags, CGs, and logic gates. The clear advantage of the CAPID tags is the possibility to deliver a monolithic TFT RFID solution. In this paper, the capacitive antenna size has been downsized 42× compared with the state of the art [1] , resulting in a 1-cm 2 fully monolithic, integration-free solution. This CAPID tag also exhibits a minimal supply voltage of 0.6 V, which is 0.9 V better than the state-of-the-art CGs and facilitates 33% power improvement and 92× speed improvement. The readers ACpk-pk could be lowered 5.5× compared with earlier implementations. A 7× improvement of the power per logic gate (145 pW), calculated from the RO is achieved. Mark that the state-ofthe-art power dissipation of logic gate is from an organic complementary technology. The SA TFT process on the plastic foil (18 µm thick) was selected for the lower parasitic capacitance enabling the monolithic integration of a complete capacitive-coupled 1-cm 2 antenna RFID tag.
VI. CONCLUSION
This paper presents and validates a monolithic CAPID tag on a 18-µm thick polyimide foil for low-cost Internet-ofThings applications. The presented measurements validate the operation and feasibility of the CAPID tag. A 1-cm 2 antenna is monolithic integrated on the same flexible substrate as the chip, downsized 42× compared with the state of the art. In addition, 0.6 V unipolar TFT CGs are demonstrated dissipating only 160 nW, improving 7× the state-of-the-art power per logic gate and allowing to decrease the applied ac voltage from the CAPID reader to 20 V.
